<table border="1" cellspacing="0" cellpadding="8">
    <tr>
        <th>Issue</th>
        <td>
            <a href=https://github.com/llvm/llvm-project/issues/139775>139775</a>
        </td>
    </tr>

    <tr>
        <th>Summary</th>
        <td>
            [RISCV] Add CodeGen support for Zilsd
        </td>
    </tr>

    <tr>
      <th>Labels</th>
      <td>
            backend:RISC-V
      </td>
    </tr>

    <tr>
      <th>Assignees</th>
      <td>
            topperc
      </td>
    </tr>

    <tr>
      <th>Reporter</th>
      <td>
          topperc
      </td>
    </tr>
</table>

<pre>
    I'm working on initial codegen support Zilsd. Focusing on i64 loads/stores in SelectionDAG and f64 loads and stores with Zdinx.

Filing this ticket to increase visibility while I work on the patches.
</pre>
<img width="1" height="1" alt="" src="http://email.email.llvm.org/o/eJxMkcFu3CAURb8Gb55i2WDG9oKFm8hRto2URXYY3tivw4AFeKb5-8pTR-0Kge69OuLolGj2iIrJH4zzHNYVo2GcM_lS6C0vIarjsZiC_VJvjLdXuId4IT9D8ECeMmkHJlic0UPa1jXEDJ_kki1hDGZL39FTAy5omxgfUw4RE5CHd3RoMgX_MryC9hbO37HH7QjeKS_wacn_Llk1sGoYye2zeaEEmcwFM-QA5E1EnRBulGgiR_kL7gs5hLcH9I6RF4RVZ7NgKgurhO1FrwtUddu09Ym3XVssSkjeWWNr0ZwqjtgZXbWVlXLqhRC17QtSvOKykrWoO9k3bbmXxdmc7CQ72Z0r1lR41eRK527XMsS5oJQ2VLXo21YWTk_o0vHvkzYX9JaJ4efb-_PTxyEgqr37NG1zYk3lKOX0by1Tdg9ve-WDyRcYrIXnYPH1Pw3nEP-qKLbo1JLzmpgYGB8ZH2fKyzaVJlwZH_fd43haY_iFJjM-PpB3Xwf1TfE_AQAA___7Bre1">