<table border="1" cellspacing="0" cellpadding="8">
    <tr>
        <th>Issue</th>
        <td>
            <a href=https://github.com/llvm/llvm-project/issues/134607>134607</a>
        </td>
    </tr>

    <tr>
        <th>Summary</th>
        <td>
            [X86] X86FixupVectorConstants generates SSE2 instructions on SSE1 targets
        </td>
    </tr>

    <tr>
      <th>Labels</th>
      <td>
            backend:X86
      </td>
    </tr>

    <tr>
      <th>Assignees</th>
      <td>
      </td>
    </tr>

    <tr>
      <th>Reporter</th>
      <td>
          RKSimon
      </td>
    </tr>
</table>

<pre>
    As detailed here: #134547

```
define void @store_v2f32_constant(ptr %v) {
 store <2 x float> <float 2.560000e+02, float 5.120000e+02>, ptr %v, align 4
 ret void
}
```

X86FixupVectorConstants will attempt to load the v2f32 using a MOVSD load, which is only available on SSE2+ targets
</pre>
<img width="1" height="1" alt="" src="http://email.email.llvm.org/o/eJx0Uk2L2zwQ_jXjy7BBGtlOfPDBSTaXl5dCA0tvi2xPbLWKFaRxdvffF7uhWwqFAX3MaJ4PjU3JDRNzDcUeimNmZxlDrL_-d3bXMGVt6D_qJmHPYp3nHkeODKZBIKNNXuRbUM0SpXqEanq-uInxHlyPkKskIfLrnS6GXrswJbGTAO1uEhGouANVCNs9qAbXSgRzIHzHiw9WwDwv53WPtClKpZRioL0ioMOvGiw2mv64N89L6rP9Aa13w4T5AhFZVmIL5e3xL-Kgmm-78uTe59sLdxLi4UE34ZvzHq0IX2-CEtAH26OMjKsunJObBrT4_5eX83FNLrhvo-tGdAnD5D_Q3q3ztvWMYcLz-ZmA9ig2Diwp62vTV6ayGdd6m-eKjKqqbKx1aaptxbtLqdtdRybXBemL7g0ZpduuzFxNigqVq61WhTbVpmov1S5XHe9KzgvdQ674ap3feH-_bkIcMpfSzLU2eam2mbct-7T-PlFrux889WAWH4BoGYhYLw-f2nlIkCvvkqTPVuLEr6Oz1BdH_Jd9A08crXBahaObksS5Exem9HBD_7Zijr4eRW4JTAN0AjoNTsa53XThCnRasB_L0y2G79wJ0GnVlIBOD1n3mn4GAAD__y5a3zc">