<table border="1" cellspacing="0" cellpadding="8">
    <tr>
        <th>Issue</th>
        <td>
            <a href=https://github.com/llvm/llvm-project/issues/117360>117360</a>
        </td>
    </tr>

    <tr>
        <th>Summary</th>
        <td>
            Swap ports 10 and 11 in Golden Cover Scheduler Models
        </td>
    </tr>

    <tr>
      <th>Labels</th>
      <td>
            backend:X86 Scheduler Models
      </td>
    </tr>

    <tr>
      <th>Assignees</th>
      <td>
            boomanaiden154
      </td>
    </tr>

    <tr>
      <th>Reporter</th>
      <td>
          boomanaiden154
      </td>
    </tr>
</table>

<pre>
    The documentation is incorrect according to https://github.com/intel/perfmon/issues/149. We should update our scheduling models to be consistent with all the other tools.
</pre>
<img width="1px" height="1px" alt="" src="http://email.email.llvm.org/o/eJx8kUFr3DAQhX-NfBlirJF3vXvQIW3ZnnpKob3K0uxarawx0mhD_31xklJCoSeBBr7H956rNd4ykVWHDwpxZl5ddjFQ1odRIarDp841WbjY97du5vDLfl0IAvu2UhYnkTPECjF7LoW8gPOeS4j5BsKwiGxVmUeFF4WXW5Slzb3nVeElZqGk8LJRua6c959aG1WFFz2ee_hGUBduKUDbghMCbgWqXyi0tNNXDpTqHjITeM41VqEs8BxlAZcSyELAslABYU6174I14WzOriOrJ4NmGCZjusVq1HicjMODG0_XGYcrjnik44iE13mcumhxwFFrRH0ypwP2eA2T03pGf_LDeTRqHGh1MfUp3deey617cbFaT-Y4dMnNlOqfup3_STko8_j9dISnVyEq8OXF563-YnfSw9xuVY1DilXqX7ZESWSfnt0GGxepoAdwOYDWEDN85hQow0e-U_kH37WS7H9G2TPenoet8A_y8m6YV5-7xd8BAAD__7MovjM">