<table border="1" cellspacing="0" cellpadding="8">
    <tr>
        <th>Issue</th>
        <td>
            <a href=https://github.com/llvm/llvm-project/issues/117131>117131</a>
        </td>
    </tr>

    <tr>
        <th>Summary</th>
        <td>
            [RISC-V] How to use C types to represent the mask type in inline asm?
        </td>
    </tr>

    <tr>
      <th>Labels</th>
      <td>
            new issue
      </td>
    </tr>

    <tr>
      <th>Assignees</th>
      <td>
      </td>
    </tr>

    <tr>
      <th>Reporter</th>
      <td>
          cocacola-wing
      </td>
    </tr>
</table>

<pre>
    Hi, there

I wrote some rvv inline assembly code.

[Compiler Explorer](https://godbolt.org/z/9vY4jca8T)

If I modify the mask operand with vbool8_t and constraint 'vm', the vlm.v instruction generates a vsetvli instruction, which changes the SEW of the subsequent instructions.

Do I need to insert a vsetvl instruction before each asm?
</pre>
<img width="1px" height="1px" alt="" src="http://email.email.llvm.org/o/eJxcUk1vnDAQ_TXmMtoVNlDwgUOyG5S9NlWrnipjBnBqPNQ2bLe_voJG-egFLI_fzHtvngrBDA6xZsU9K86JWuJIvtaklSarDlfjhqSl7lY_GiZOEEf0yNIzS-_-fS9w9RQRAk0Ifl3BOGscggoBp9beQFOHx_cIVtyfaJqNRQ8Pv2dLHj0rzkxUY4xzYNkdEw0TzUBdSzYeyQ9MNH-YaOT6PX_WqvrChPzAoYcLTNSZ_rYRhEmFn0AzeuU6uJo4wtoS2epHhO1GkwvRK-MiMFGuExPlizRY7XTcJIToFx0NORjQoVcRAyhYA8bVmvf1DXgdjR5Bj8oNGPY2Tw_fgPr9GJY24K8FXXwPCx8cORNcwCF2EGl7hT6-TvtApsWePAIqPYIKE8uapKuzTmZSJVjzMhO8lEUuk7EuPsk8z3hfdVWle65lUaLKeKWzTEnZFYmpRSpyzgVPq0Km8lhUrSy5rmQuJa_6nOUpTsrYo7XrtG0hMSEsWHNe8ownVrVow54bIRxeYa8yIbYY-XoDHdplCCxPrQkxvLWJJto9cJ8vT6fDV1ac4ZGum_YlIJwg3ubNRwKPs8ewWfe61a0Gxr2lbDdh8bb-Lzwmjkt71DQx0WyTX36H2dMz6shEs_MNTDQvgtZa_A0AAP__SAH-WQ">