<table border="1" cellspacing="0" cellpadding="8">
    <tr>
        <th>Issue</th>
        <td>
            <a href=https://github.com/llvm/llvm-project/issues/99223>99223</a>
        </td>
    </tr>

    <tr>
        <th>Summary</th>
        <td>
            Implement the `unpack_u8u16` HLSL Function
        </td>
    </tr>

    <tr>
      <th>Labels</th>
      <td>
            metabug,
            backend:DirectX,
            HLSL,
            backend:SPIR-V,
            bot:HLSL
      </td>
    </tr>

    <tr>
      <th>Assignees</th>
      <td>
      </td>
    </tr>

    <tr>
      <th>Reporter</th>
      <td>
          farzonl
      </td>
    </tr>
</table>

<pre>
    - [ ] Implement `unpack_u8u16` clang builtin,
- [ ] Link `unpack_u8u16` clang builtin with `hlsl_intrinsics.h`
- [ ] Add sema checks for `unpack_u8u16` to `CheckHLSLBuiltinFunctionCall` in `SemaChecking.cpp`
- [ ] Add codegen for `unpack_u8u16` to `EmitHLSLBuiltinExpr` in `CGBuiltin.cpp`
- [ ] Add codegen tests to `clang/test/CodeGenHLSL/builtins/unpack_u8u16.hlsl`
- [ ] Add sema tests to `clang/test/SemaHLSL/BuiltIns/unpack_u8u16-errors.hlsl`
- [ ] Create the `int_dx_unpack_u8u16` intrinsic in `IntrinsicsDirectX.td`
- [ ] Create the `DXILOpMapping` of `int_dx_unpack_u8u16` to  `219` in `DXIL.td`
- [ ] Create the  `unpack_u8u16.ll` and `unpack_u8u16_errors.ll` tests in `llvm/test/CodeGen/DirectX/`
- [ ] Create the `int_spv_unpack_u8u16` intrinsic in `IntrinsicsSPIRV.td`
- [ ] In SPIRVInstructionSelector.cpp create the `unpack_u8u16` lowering and map  it to `int_spv_unpack_u8u16` in `SPIRVInstructionSelector::selectIntrinsic`.
- [ ] Create SPIR-V backend test case in `llvm/test/CodeGen/SPIRV/hlsl-intrinsics/unpack_u8u16.ll`

## DirectX

| DXIL Opcode | DXIL OpName | Shader Model | Shader Stages |
| ----------- | ----------- | ------------ | ------------- |
| 219 | Unpack4x8 | 6.6 | () |

## SPIR-V

# [OpUConvert](https://registry.khronos.org/SPIR-V/specs/unified1/SPIRV.html#OpUConvert):

## Description:
  
Convert unsigned width. This is either a truncate or a zero extend.  
  
*Result Type* must be a scalar or vector of [*integer type*](https://registry.khronos.org/SPIR-V/specs/unified1/SPIRV.html#Integer),
whose *Signedness* operand is 0.  
  
*Unsigned Value* must be a scalar or vector of [*integer
type*](https://registry.khronos.org/SPIR-V/specs/unified1/SPIRV.html#Integer). It must have the same number of components as *Result
Type*. The component width must not equal the component width in *Result
Type*.  
  
Results are computed per component.

<table>
<colgroup>
<col style="width: 20%" />
<col style="width: 20%" />
<col style="width: 20%" />
<col style="width: 20%" />
<col style="width: 20%" />
</colgroup>
<thead>
<tr>
<th>Word Count</th>
<th>Opcode</th>
<th>Results</th>
<th>Operands</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td class="tableblock halign-left valign-top"><p>4</p></td>
<td class="tableblock halign-left valign-top"><p>113</p></td>
<td
class="tableblock halign-left valign-top"><p><em>&lt;id&gt;</em><br />
<em>Result Type</em></p></td>
<td class="tableblock halign-left valign-top"><p><a
href="#ResultId"><em>Result &lt;id&gt;</em></a></p></td>
<td
class="tableblock halign-left valign-top"><p><em>&lt;id&gt;</em><br />
<em>Unsigned Value</em></p></td>
</tr>
</tbody>
</table>



## Test Case(s)

 
 ### Example 1
```hlsl
//dxc unpack_u8u16_test.hlsl -T lib_6_8 -enable-16bit-types -O0

export uint16_t4 fn(uint8_t4_packed p1) {
 return unpack_u8u16(p1);
}
```
## HLSL:

## Syntax


```syntax
uint16_t<4> unpack_u8u16(p32u8 pk);
```


## Type Description

| Name  | [**Template Type**](https://github.com/MicrosoftDocs/win32/blob/docs/desktop-src//direct3dhlsl/../direct3dhlsl/dx-graphics-hlsl-data-types.md)| [**Component Type**](https://github.com/MicrosoftDocs/win32/blob/docs/desktop-src//direct3dhlsl/../direct3dhlsl/dx-graphics-hlsl-data-types.md) | Size |
|-------|--------------------------------------------------------------------|----------------------------------------------------------------------|------|
| *ret* | [**vector**](https://github.com/MicrosoftDocs/win32/blob/docs/desktop-src//direct3dhlsl/../direct3dhlsl/dx-graphics-hlsl-vector.md) | [**uint16_t**](https://github.com/microsoft/DirectXShaderCompiler/wiki/16-Bit-Scalar-Types) | 4 |
| *pk* | [**scalar**](https://github.com/MicrosoftDocs/win32/blob/docs/desktop-src//direct3dhlsl/../direct3dhlsl/dx-graphics-hlsl-scalar.md) | [**uint8_t4_packed**](../WinProg/windows-data-types) | 1 |

## Minimum Shader Model

This function is supported in the following shader models.
|Shader Model | Supported|
|-------------|----------|
|[Shader Model 6.6](https://microsoft.github.io/DirectX-Specs/d3d/HLSL_ShaderModel6_6) and higher shader models | yes |

## Shader Stages



## See also


- [**Intrinsic Functions (DirectX HLSL)**](https://github.com/MicrosoftDocs/win32/blob/docs/desktop-src//direct3dhlsl/../direct3dhlsl/dx-graphics-hlsl-intrinsic-functions.md)
- **See [Unpack Intrinsics](https://microsoft.github.io/DirectX-Specs/d3d/HLSL_SM_6_6_Pack_Unpack_Intrinsics#unpack-intrinsics)**
</pre>
<img width="1px" height="1px" alt="" src="http://email.email.llvm.org/o/eJzUWd9z4jjy_2vEi8ouI4MDDzwQEvZL1eQ7U0tmdt8oYQtbF1nySXJC5q-_asn4B5Bk9272bjZFDUhq9Y9Pt9TdGmoMzyVjCzS9RdO7Ea1tofTiQPV3JcVor7LXRYDR9Baj6R3elJVgJZMWoySqZUXTp109q8cJSiKcCipzvK-5sFwiskLRstv5icunDzfhF24LoCqEETsurebS8NSEBUqiAbtllmHDSorTgqVPBh-UvsbdKphdAc3_fdp-uvVi1rVMLVdyRYUAKi6BastK6ii5zMO0qq6JTFXGcibfF3dfctuTdn-sdCdl9Usz_ZEIy4w1DUcHEiJrmENkvVIZ-4VJkIHIusHOILLu6xMChm_C9g53wKFh7VTdXLAOmNZKm6sSVppRy7AtGLDm0u6y4-4cp9azDSib1tN3XLPU_h7a7H3Gd79vPn2uHmhVcZkDS3V4R55VGFbJeN45Aji8L-bcw6GPFiqz85VdA4gn8Nh6KUI8lxeOQ2Td2InI-mMATfX8JxDcftn8-u2KYRuJ3dJGGqtrF_9bJlhqlYZQxOlA7rk8oV6Y5jJ31pe0wpjbJnzeVtGdqjdkoniJ4qVxo1Z5lEThNTCASfAN72n6xGTmAMYpNewDkJ1sRNYQp0F3m5wfFNEEMXxIjEiMT97xczcrDMGCP1dwNnFv_P-09ONtQTOm8YPKmOhPbC3NmYGZhlHQ_eEPxpcTQY8RGc_d-ldnyeQ4c6MkTNw3IjNE5ify1i6PYzsFMH-uvq6UfGbaoukdIrPC2sqAc8gakbVmOTdWv4ZPhVZSmVDpvAE2AGRNxRo8-YGzbHwCPSxsKRCJe9zJHLgOUGYm1byCqPBLGKNo2dDjWrrElOEXntkixI8FN5gbzLgtmMYUW13LFKJDweg70wqzo2UyCx0f9w8iy1-ZqYXFj68VQ2SJy9pYvGeYYpNSQTXsfnYR6a6Q6S0iSy4ty5nG1u_5K4DZeBGAikuUL4UyDCOy3DqjJTMGtFUV03DiuMHR0KyvJ3i-UVH_WctQtPyv2BbijfV6FfTZ3y0Gjoysyz1zaqWqrJRk0hpMDW7dhaJl4zBwPOvIfDR4nlJZzP5ZU-EYn5PA1XCNXQuiXzKYar-5tizDFdMdp7AJ13hl6V4wFN_7UapErlVd9Sewsa9AcocIcQqgeIlJhMgUEYIB2L8zMSLrC6NtwWjWjXRvAcX3vymd4ZWqpfXb3WRv3V-m19caz7y10R2JN1YvZmGkB6Oh2lDgXjUig9LUGI-O8_9eqPQJF1TwXAaCHSx-9r-tqhAhXjrgM_GSqk6f7IfwHY_jdzmjaPlv80bxipXwTRJhUXzLM0SSHH55QX4xXu31IDDcdP-KHRD_FSCgeEVRtCw0O_jtiMRegU3WEvbV-sgiRNb0I3X_V8ie3fJ_CNzLiB_EOEz0brNomJMfobRaUcMQmRnITm7R3ZmeAojujxT6QDyG1STyH9cMRE0KyY4pHhTIUJu5fgEHj1jw_S7ZzXDAJGgSjJM9twFkJIODz00pxo6VgjKASwv7J_ggEZnBcLazkx3whvt67OucW9BQM1trORCMyMyRANpQON31Ve7Mdv3OWXmyfZWWHjuATrvMaf6kGopXExTfX8iNST3D1VMnvS93APprxQbVUFt3ugLTV3QufyOyfGRlJaDsaTLaG0k857ao92GqoDJ-4KlWRh3snXKZ-4XLmEDrKNQevOVnM2aerKoCo9PGi64MjjPnWrIOw8u57BjkmlYFT03gyuyMWupdGZYZmN7XfdXm6L-H8r6U599ZV3g3lXj36z_6-0Fseoy6DgGRpWYWKsOBD3xJ-PNh7_Xq4d5q3J6zP6ZzedK5a7N9NwbRxwUUpusX_sQRWY-T4JbbYOvq5QBi0pykT_AASTjGZ0D6KvvnA9Lr9RaQvcuzr7rj_BuXX7TKvXqZejG9A3FiNr5oKh-45GVdDnpgT-BatkPz2AY9jKkruNRZBtU5FO0HJYR64TLHxu8uYbcJPfDnXTWK5tsTh_MDeeU8tSRoejtglYTJNYe1gRM2ruOqC6Fg23Q9WZwhsoaEsfNMHc9klwBC0KsVPIcGdWCQg-61ewnokkz_neBKPt4yhqkwqp0POne2zyb49KAJHdSsUdjnNOgvf7YAbV9iglNsnHKFM8_pC3aj6a1_3cDd69aP8dvDLtkluy-Qrb2EXU8CiX0iH7wYNTCOskWczeM5HbHF-IaMx0k0m9-MisV-PyFkMmPZNJ5HUZrsaUrTMUnIbDbPksl0xBckIpPoZpyQaDyZJmGSTqdpemCTm2R-GNMUTSJWUi5CIZ5LaLlH3JiaLeZzQuKRoHsmjHukJ6Rklu7r3NW-K0RI8y6G4mX7rNis-Bi4IDu18qcFZVG8PNFO70Z6AUoE-zo3aBIJbqzp1LLcCrbo_ifgjRdDYNcG5qjWYvFO9DUveE5qpdU_WAq3twMAfOcxeF6QfwUAAP__jy1fdA">