<table border="1" cellspacing="0" cellpadding="8">
<tr>
<th>Issue</th>
<td>
<a href=https://github.com/llvm/llvm-project/issues/99169>99169</a>
</td>
</tr>
<tr>
<th>Summary</th>
<td>
Implement the `WaveActiveMin` HLSL Function
</td>
</tr>
<tr>
<th>Labels</th>
<td>
metabug,
backend:DirectX,
HLSL,
backend:SPIR-V,
bot:HLSL
</td>
</tr>
<tr>
<th>Assignees</th>
<td>
</td>
</tr>
<tr>
<th>Reporter</th>
<td>
farzonl
</td>
</tr>
</table>
<pre>
- [ ] Implement `WaveActiveMin` clang builtin,
- [ ] Link `WaveActiveMin` clang builtin with `hlsl_intrinsics.h`
- [ ] Add sema checks for `WaveActiveMin` to `CheckHLSLBuiltinFunctionCall` in `SemaChecking.cpp`
- [ ] Add codegen for `WaveActiveMin` to `EmitHLSLBuiltinExpr` in `CGBuiltin.cpp`
- [ ] Add codegen tests to `clang/test/CodeGenHLSL/builtins/WaveActiveMin.hlsl`
- [ ] Add sema tests to `clang/test/SemaHLSL/BuiltIns/WaveActiveMin-errors.hlsl`
- [ ] Create the `int_dx_WaveActiveMin` intrinsic in `IntrinsicsDirectX.td`
- [ ] Create the `DXILOpMapping` of `int_dx_WaveActiveMin` to `119` in `DXIL.td`
- [ ] Create the `WaveActiveMin.ll` and `WaveActiveMin_errors.ll` tests in `llvm/test/CodeGen/DirectX/`
- [ ] Create the `int_spv_WaveActiveMin` intrinsic in `IntrinsicsSPIRV.td`
- [ ] In SPIRVInstructionSelector.cpp create the `WaveActiveMin` lowering and map it to `int_spv_WaveActiveMin` in `SPIRVInstructionSelector::selectIntrinsic`.
- [ ] Create SPIR-V backend test case in `llvm/test/CodeGen/SPIRV/hlsl-intrinsics/WaveActiveMin.ll`
## DirectX
| DXIL Opcode | DXIL OpName | Shader Model | Shader Stages |
| ----------- | ----------- | ------------ | ------------- |
| 119 | WaveActiveOp | 6.0 | ('library', 'compute', 'amplification', 'mesh', 'pixel', 'vertex', 'hull', 'domain', 'geometry', 'raygeneration', 'intersection', 'anyhit', 'closesthit', 'miss', 'callable', 'node') |
## SPIR-V
# [OpGroupNonUniformFMin](https://registry.khronos.org/SPIR-V/specs/unified1/SPIRV.html#OpGroupNonUniformFMin):
## Description:
A floating point minimum [group operation](https://registry.khronos.org/SPIR-V/specs/unified1/SPIRV.html#Group_Operation) of all
*Value* operands contributed by active [invocations](https://registry.khronos.org/SPIR-V/specs/unified1/SPIRV.html#Invocation) in the
[group](https://registry.khronos.org/SPIR-V/specs/unified1/SPIRV.html#Group).
*Result Type* must be a scalar or vector of [*floating-point
type*](https://registry.khronos.org/SPIR-V/specs/unified1/SPIRV.html#Floating).
*Execution* is a [*Scope*](https://registry.khronos.org/SPIR-V/specs/unified1/SPIRV.html#Scope_-id-) that identifies the group of
invocations affected by this command. It must be **Subgroup**.
The identity *I* for *Operation* is +INF. If *Operation* is
**ClusteredReduce**, *ClusterSize* must be present.
The type of *Value* must be the same as *Result Type*. The method used
to perform the group operation on the contributed *Value*(s) from active
invocations is implementation defined. From the set of *Value*(s)
provided by active invocations within a subgroup, if for any two
*Value*s one of them is a NaN, the other is chosen. If all *Value*(s)
that are used by the current invocation are NaN, then the result is an
undefined value.
*ClusterSize* is the size of cluster to use. *ClusterSize* must be a
scalar of [*integer type*](https://registry.khronos.org/SPIR-V/specs/unified1/SPIRV.html#Integer), whose *Signedness* operand is 0.
*ClusterSize* must come from a [*constant
instruction*](https://registry.khronos.org/SPIR-V/specs/unified1/SPIRV.html#ConstantInstruction). Behavior is undefined unless
*ClusterSize* is at least 1 and a power of 2. If *ClusterSize* is
greater than the size of the [group](https://registry.khronos.org/SPIR-V/specs/unified1/SPIRV.html#Group), executing this instruction
results in undefined behavior.
[Capability](https://registry.khronos.org/SPIR-V/specs/unified1/SPIRV.html#Capability):
**GroupNonUniformArithmetic**, **GroupNonUniformClustered**,
**GroupNonUniformPartitionedNV**
[Missing before](https://registry.khronos.org/SPIR-V/specs/unified1/SPIRV.html#Unified) **version 1.3**.
<table>
<colgroup>
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 12%" />
</colgroup>
<thead>
<tr>
<th>Word Count</th>
<th>Opcode</th>
<th>Results</th>
<th>Operands</th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td class="tableblock halign-left valign-top"><p>6 + variable</p></td>
<td class="tableblock halign-left valign-top"><p>355</p></td>
<td
class="tableblock halign-left valign-top"><p><em><id></em><br />
<em>Result Type</em></p></td>
<td class="tableblock halign-left valign-top"><p><a
href="#ResultId"><em>Result <id></em></a></p></td>
<td class="tableblock halign-left valign-top"><p><a
href="#Scope_-id-"><em>Scope <id></em></a><br />
<em>Execution</em></p></td>
<td class="tableblock halign-left valign-top"><p><a
href="#Group_Operation"><em>Group Operation</em></a><br />
<em>Operation</em></p></td>
<td
class="tableblock halign-left valign-top"><p><em><id></em><br />
<em>Value</em></p></td>
<td class="tableblock halign-left valign-top"><p>Optional<br />
<em><id></em><br />
<em>ClusterSize</em></p></td>
</tr>
</tbody>
</table>
## Test Case(s)
### Example 1
```hlsl
//dxc WaveActiveMin_test.hlsl -T lib_6_8 -enable-16bit-types -O0
export float4 fn(float4 p1) {
return WaveActiveMin(p1);
}
```
### Example 2
```hlsl
//dxc WaveActiveMin_1_test.hlsl -T lib_6_8 -enable-16bit-types -O0
export uint4 fn(uint4 p1) {
return WaveActiveMin(p1);
}
```
### Example 3
```hlsl
//dxc WaveActiveMin_2_test.hlsl -T lib_6_8 -enable-16bit-types -O0
export int4 fn(int4 p1) {
return WaveActiveMin(p1);
}
```
## HLSL:
Returns the minimum value of the expression across all active lanes in the current wave replicates it back to all active lanes.
## Syntax
``` syntax
<type> WaveActiveMin(
<type> expr
);
```
## Parameters
<dl> <dt>
*expr*
</dt> <dd>
The expression to evaluate.
</dd> </dl>
## Return value
The minimum value.
## Remarks
The order of operations is undefined.
This function is supported from shader model 6.0 in all shader stages.
## Examples
``` syntax
float3 minPos = WaveActiveMin( myPoint.position );
BoundingBox.min = min( minPos, BoundingBox.min );
```
## See also
<dl> <dt>
[Overview of Shader Model 6](https://github.com/MicrosoftDocs/win32/blob/docs/desktop-src//direct3dhlsl/hlsl-shader-model-6-0-features-for-direct3d-12.md)
</dt> <dt>
[Shader Model 6](https://github.com/MicrosoftDocs/win32/blob/docs/desktop-src//direct3dhlsl/shader-model-6-0.md)
</dt> </dl>
</pre>
<img width="1px" height="1px" alt="" src="http://email.email.llvm.org/o/eJzsWs9y2zjSfxr4ghKLAiPZOvhAy9Z8qkriVJzJzM0FkU0Rn0GABYCylaffaoAUSUu2N9nxzB425dhio9F_ft0AuwFxa8VWAVyS2RWZXZ_xxpXaXBbc_NBKnm10vr-cUDK7omR2TddVLaEC5SiZx3_wHaSZEzv4JBSZxzSTXG3pphHSCUXYksRpP_WjUA9vz6KPwpXIVkor74VyRigrMhuVZB6P5KV5Ti1UnGYlZA-WFtqcFO80kpfI9H8f7z5eBT2rRmVOaLXkUiKXUMh1BxX3nEJto6yuT-nMdA5bUG_ou6mEG6i7eapNr2b5W0t-S4cD62wr0cNE2ApphK2WOoffQKEOwlYtepaw1cigCGF8EblXxCMSrWxv6_pY9gSM0caeVLE0wB1QVwLKFsrd50_3R1Adwtvisj6E-1oYyNyfkctfl3z95_rjbf2J17VQWxSpi9cUOk1xeDpd9MFAEa_rOQpzFHKGq_xo6L4FJXAEgIMeKXfVUfgIW7WuErZ6G0Rb734Gxbsv66_fT_i2VtQPrZV1pvHr4A4kZE4bzEiajRQfKZT6EYxQWw9AxWtKhWuz6BUj_fp6QStJUpKk1j8dzCfzODqFBwqZfKcbnj2Ayj3GNOMW3sDZ6yZshek66TeWoxUj22TGH5YQltAuQoF2vqSYMvS2xlVKB8-feRWe70qeg6GfdA5ySLhzfAsWKa2gSf-PvvF8TJgMBE2nCz_eu3Jbe8I8iv1fwi4IO5diY7jZE3ZOGNLOM13VjYOewKtaikJkHMPTkyuwZf9UiyeQ_eMOjIOn_rls5GA01xUXA1Fb0BW4oRGG77egwDzTKZQDYyEbU7nal8INPJDagnUjWiWsHXBwKflGDpxUOg9Piw7CQ6xDch1ImHu39W9GN_VnrX5XotCmWmFOz64Juyidqy0mL1sRtjKwFdaZffRQGq20jbTZtok3wcyzNfh8a5QoBOTTLimj0lWSsOS0IrZABaN8BJsZUXtc_BClJE5TWkjNHa7LWgvlaCWUqJoKXdiiXKrrDuN3MN6bfn97UMEWuBfj2xXtTr9z2QBhaTBC5ZZmGtfgpnGQ082ecp-1aKxQOx3yz76HoeuDeLRRKNzm0MYWpXfDhrBF5APlfxGWfgXbSEe_7WsPTNVYRzdAObUZl9xQbejO747-pTa7IiztIjzxESZx6sLk9zB61eo6svvmCbIm4JdSYSlvjbvL9LsZ42XfT0Q-waC5kjsqclAOua1_UbUpXpA4HSQQ5UUBWZtirhSYdlXFVR7RtTtAjkaz9K7ZhAzwTwOfv5XQanN75F2j4778Y-kg4T0YhF2tP68iui5OjAb8CEuXsrEODORfIW8yCMSwOXVjd-LHKC1qAxaUe2YWxt-nx2CFdTMQFYuvJI5mPUu3iOL0Clypc9pYyDGZNK3B4MYzRLRzgWq_VEbrdqCWsAuLsSmMrtrF_CwUwlLRtQ9BYg6FUJBHdIWTvL3gnrnTyiVxWhu9E_lotxiKx8ZBKFw-hzguqSh8oLjaU_eox1uRpVp58FwJVUjkz_wzzkJLtCvBIDUrtQXlI8qlPG2aT0huwCMZUg1o1hiDnVJvpGfpdQQ8TYgL6lckThvVokJ3qGa89J7lhgipb8UP70cWRrEUayxEryQTJ3Ha7TLd3oKv2y3Ofr8tZR1UIGZsSR8RWDTyDhvQXAG-tA8vCHTO138veJHpCtpkax3ItLKO-21R9CXmO7mybJWth5oWEb2Cku-E9pnTh7JREr17IYbcUQncOjr1FTWnNRbYGBnWbSRHk0icbn05bHA3VKM88HX73_A6wyBCeBmobdhdh8DHaUht3wD1WGxahKK2ppldLXnNN0IKt3-XSPXSfSnVrSXC0mflVmqEKytwIhttyMeMh-37wPeSyC_cOIFoQP75e-AYLOjZ1SdhLYK3gUIbeA_3fw90X-t6_TswFveiaZS0b7o2EMnS-TI5uQlPmZYhhQYEat0eWa4JY48idyUCOmWEzQhjFC3-H_N_zEzY6gh7VwLP-yczGCDJzR_a5HSpG-XCdE8cjIde9fRYqAvsSxNDtX569B2o-GRGT2PHNzrfn4Qhp5nk1gZ8fSJvpM4eaMml2KqJhMLhGxU_O10TxoJ2RHiOVRvdcSNC_qPaujcu_0uUJLPZq5JJnP6ybJIsocK_bC4dSa5ETth8i5-CojCYLDdmlGeePCwLR8zvAQJJllh6lAaKMJ2wJBiwzg-MQ7Pe8oiwFf97zR12IkODPf0n7D0Vi76z-kcicdTCD_3zg7Qf_Am3Xp70X7YWQmH_7tjf-qMbLl-w4lcsH9aH_5b9x_vsaGdFwqAYiMcHUN_AOrrkFvoOCGsa_99zINPNE8duj05xdB6HH39XELelTf6U0fHhuQPr_H0CnXyjUmzu5_cXdAIKTZlM5xvhJtieWDq5bY9o4anWxoWjrw-0UIRdtJ_raTjfu_LlFqUGXGPUWCFhF54NMY5Tcn49tPW0O-wn3Jn-ukONUJ0_4eM7uZP8hDvs193pvfnLnGkd8ZdU3QHpVy8ndMXd8advo7u2CJ5qA9bXvzwz2lrf07enCZIrsO2J4KF7f-Q77NFrKTLucNj5mwdssp9PjcYnyXvl-FNL6uym9kBNlr7TTm6O3A79wZKRNB5woeleeofIEIuD1i_c8AocGHuo6nOJ0_GD65czS7085ldtWPB-2PPlB75vY8ycpoB4cgd914BT83YqfpYDLd6mEJUQiF7sKD7RswkVNw-259UmDw3x4TTKjhrsqGMVlhbtzS4y2KbG9IM8nBTYcA1T-XuZeeRvpTCILd3665mIjna8EIahde3SsS-GNuxGCXr4RVtKkuujENNq_0UL5aJaW98f0kNccT1c6UblQm2v9FNUCeVFVO1ELxRb0yOm1zPjDoByafXreTG7ut2B2Ql4RLhHF1nzU-3pVriy2USZrghbfRK4pnThrrXvSR-FShhhq43UG8yMQM3BPjhdT6zJ2p3G368lud9-2gu6EJKJD9VkPoknBXDXGLCTQptJN2MyZVGVt2-gZ0k8cuofceS5Dy-Z2i2as_wyyRfJgp_B5fScTafz-MOMnZWXc85ZMY3ZNMsXxSK_4PliAZvinH-YFfOLzfRMXLKYfYjPp3MWx-cJixibTqfzOV8UbMFmGyAfYqi4kJGUuyrSZnsmrG3gcrGYzhdnkm9AWv8NEMYqcHzTbH1JuCSMtfesJEkPN9XtSPh-wBFbdzTRDWhHkrTjnV2fmUs0YrJptpZ8iKWwzvZmOeEkXPZfM3npDhrl0e5LHGeNkZevhLO9EvZqa6P_HzJH2MojgHEMIOwu2b8CAAD__91DpPA">