<table border="1" cellspacing="0" cellpadding="8">
    <tr>
        <th>Issue</th>
        <td>
            <a href=https://github.com/llvm/llvm-project/issues/91513>91513</a>
        </td>
    </tr>

    <tr>
        <th>Summary</th>
        <td>
            [RISCV] Backport "riscv-isa" module metadata to llvm 18
        </td>
    </tr>

    <tr>
      <th>Labels</th>
      <td>
            backend:RISC-V
      </td>
    </tr>

    <tr>
      <th>Assignees</th>
      <td>
      </td>
    </tr>

    <tr>
      <th>Reporter</th>
      <td>
          topperc
      </td>
    </tr>
</table>

<pre>
    This improves LTO support for RISC-V.

Relevant commits
f45b9d987dfc5904d4129aa006ab20614b3174e3
6afda56faa6260cff4e6e9264226737d96d952c1
891172d9be01dd7c7e5298f2d8fdb143add448da

I don't think they can be cherry-picked so I'll create a PR.

CC: @ilovepi 
</pre>
<img width="1px" height="1px" alt="" src="http://email.email.llvm.org/o/eJxUkkGL2zAQhX-NfBEJ0liyrIMP2V0CC4WW7bL3kTSO1diRkeRA_n1JUmh7kWB47zGPb7CUeLoQDUy_MP3W4FanlIea1pWyb1wKt-FzioXHZc3pSoV_-_zOy7auKVc-psw_3n--7r72TLwxcXi-HzTTFS-V-7QssZbndFTa2WB7E0avrVBBSbCIQnToQHRSuVYaRe1T3eEYUHcjYged8OOoqCMLnQLoTGuC7YLV4OVT3VspDQTrSMgQjDekwfYjhH4MTqoWQ1CqD_jvlu88pAsDU3md4uXM60Q37vHCHXE_Uc633Rr9mQIvib8zMPPMfSasxJH_-Piv8esraw-cKRHndKU18iYMbbCtxYYGaaSWVthWNdNgwFopbBhH2RNaBb0jqTpUfiQlg27iAAKU0KKXRutW7a0jE4LR0oFTekSmBC0Y5_08X5d9yqcmlrLRYKWWbTOjo7k8cAI49Ge6BNYenpQYwB1yHu7WndtOhSkxx1LL37Aa6_w4h7vli-k3_oL-_MDNAHIs_rqLBRkAX1LYZuILVQxYkdfE7zFc9s2W52GqdS2sPTA4MjieYp02t_dpYXC8y_58uzWnX-Qrg-OjR2FwfFT5HQAA__--Qcls">