<table border="1" cellspacing="0" cellpadding="8">
    <tr>
        <th>Issue</th>
        <td>
            <a href=https://github.com/llvm/llvm-project/issues/84893>84893</a>
        </td>
    </tr>

    <tr>
        <th>Summary</th>
        <td>
            Defining Processor Resource Priority in TableGen
        </td>
    </tr>

    <tr>
      <th>Labels</th>
      <td>
            new issue
      </td>
    </tr>

    <tr>
      <th>Assignees</th>
      <td>
      </td>
    </tr>

    <tr>
      <th>Reporter</th>
      <td>
          LAJIidea
      </td>
    </tr>
</table>

<pre>
    I’m seeking guidance on how to define the priority of processor resources within a TableGen file. Specifically, my processor architecture includes two issue ports, Issue0 and Issue1. The operational constraint is that Issue1 is only to be utilized when Issue0 is occupied. 
"In GCC, it's possible to define a preference for issuing on Issue_A over Issue_B using (final_presence_set "issue_B" "issue_A") in the description file. Does LLVM offer a similar functionality?"
Could anyone provide insights or suggestions on how to represent this conditional resource utilization in a .td file? Any examples or references to similar implementations would be greatly appreciated. Thank you in advance for your assistance.
</pre>
<img width="1px" height="1px" alt="" src="http://email.email.llvm.org/o/eJxMU8GO4zYM_Rr5QqzhyEkTH3zITprFFFNg0Q56HcgSbbOrSIZIT-p-_UJOMjunhJb49Pjeo2GmISC2avdV7U6FmWWMqX05_vFMDk3RRbe0z-p3rQ6VapoLMOIPCgMMMzkTLEIMMMYrSASHPQUEGRGmRDGRLBB7mFK0yBwTJOQ4J4sMV5KRAhh4NZ3HbxigJ48l_D2hpZ6s8X5R-gkuy6d2k-xIglbmhEDB-tkhg1wjEPOMMMUknLuec1mBCe72d1PC64gQJ0xGKAbjwcbAkgwFAWKQ0cj9ai5j8EseqEOYhTz9jw6uI4YHcL5i7TwRuhJUdVLVUWn9HODb01N-n0TpPcMUmanz-EkbA1PCHhNm5fqYVuZZzngHfztCfMd0L77CzPlU6UNPwfi3KSHn3jdGAaU13a4prX9VmYvSDVBYrXDINtGU576LfIrI8PLyz58Q-x4TGGC6kDcJ-jnYm0Aki6rPGWkd7ynO3oEJSwzZ3PhOLlvANIzCEBPwPAzIuZc_JSLhjbCAjMRZdEd3Ax5ZuCu8-gJrJEpxK1FVn-EYFsD_zGXyuD7zIR5n-AdtyucXDGJuBK4r2w5hSGjEL2CmKaElI9mw19GEH7DEeX3OvZuHF0ucE-SFYMnfysK1tWvqxhTYbvabStfNodbF2GLVd812VzXo9H5fVZ1xTbfZNRtjbW1_cwW1utLbqt7oTVXvq7rU252uTN1jr93-YDq1rfBiyJfev1_KmIZi9a49bA9NXXjToed1JbUOeL3lO5uxOxWpzT1funlgta08sfAvFCHx2J5y2HJuvn_szl8Pub8_NpPCx_IVc_LtKDKxqo9Kn5U-DyTj3JU2XpQ-Z_j7z5cpxX_RitLnlRQrfV5J_wwAAP__6ah9HA">