<table border="1" cellspacing="0" cellpadding="8">
    <tr>
        <th>Issue</th>
        <td>
            <a href=https://github.com/llvm/llvm-project/issues/81661>81661</a>
        </td>
    </tr>

    <tr>
        <th>Summary</th>
        <td>
            Merge c1a99b2c77499176362f24f09a39850867122ea4 into 18.x
        </td>
    </tr>

    <tr>
      <th>Labels</th>
      <td>
            new issue
      </td>
    </tr>

    <tr>
      <th>Assignees</th>
      <td>
      </td>
    </tr>

    <tr>
      <th>Reporter</th>
      <td>
          brad0
      </td>
    </tr>
</table>

<pre>
    [Sparc] limit MaxAtomicSizeInBitsSupported to 32 for 32-bit
 Sparc. (#81655)

When in 32-bit mode, the backend doesn't currently implement 64-bit
atomics, even though the hardware is capable if you have specified a V9
CPU. Thus, limit the width to 32-bit, for now, leaving behind a TODO.
</pre>
<img width="1px" height="1px" alt="" src="http://email.email.llvm.org/o/eJxEkU1v5CwQhH8NvrRi4cafBx-SjEZ6D1FeKdndMx_tgV0bLMAzyf76lT2RcoFD0U9VUzIld_FEI2ueWHMq5JZtiKOK0vBCBfO5C2-rjJo1J5jd4jK8yI_HHBan39xf-s8_uZzetnUNMZOBHEAgTCGCwAflMuMnxh_hQJTAsGco-qptGobDXbufvyx5cP5rCpZgiOEzZEugpP5D3oAJlDzDLoPeYiSf509wyzrTQj5DW3_bySNe2gF0JQ_Zhu1iD5iV0dxkJHAJtFylmgncBJ9hAyuvBGkl7SZHBiT8_Er4_P-PEt7tdgDvf7Cjbs5ke1_4sMbnY28fbsc7klfnL6DIOr_T3l9Pr2VhRmEGMciCxqrjXd90DbaFHVE03YTYKyOnqR6mBvtJ49BMZmgrUVeFG5FjzbESyBvkbalbJYWulJGSCxQ9qzkt0s3lPF-XMsRL4VLaaOyrtq2KWSqa01EzoqcbHCJD3FuP4z7zoLZLYjWfXcrpm5Jdnml8oXgh0JUcBoW66-phqLpWtDhhPfFBiqFveN92FSLJGpzPAaq-_Ci2OI825zUx8cjwzPB8cdluqtRhYXjebb6uhzWG36Qzw_MRLjE8H-H_BQAA__-B5tPn">