<table border="1" cellspacing="0" cellpadding="8">
    <tr>
        <th>Issue</th>
        <td>
            <a href=https://github.com/llvm/llvm-project/issues/78856>78856</a>
        </td>
    </tr>

    <tr>
        <th>Summary</th>
        <td>
            [AMDGPU] Should v_permlane64_b32 be handled in fixVcmpxPermlaneHazards?
        </td>
    </tr>

    <tr>
      <th>Labels</th>
      <td>
            new issue
      </td>
    </tr>

    <tr>
      <th>Assignees</th>
      <td>
      </td>
    </tr>

    <tr>
      <th>Reporter</th>
      <td>
          DadSchoorse
      </td>
    </tr>
</table>

<pre>
    The GFX11 ISA doc says:

```
7.2.8. PERMLANE Specific Rules
V_PERMLANE may not occur immediately after a V_CMPX. To prevent this, any other VALU opcode may be
inserted (e.g. V_NOP).
```

As there is no restriction to `v_permlane(x)16`, should `isPermlane`  be updated to include `v_permlaneb64_b32`?
</pre>
<img width="1px" height="1px" alt="" src="http://email.email.llvm.org/o/eJxskk9vozwQxj-NuYyKYPh_4JC3KX1XartR00a9RcYeglcGI9t0m_30K0iz1UorocHWjH8z8-jhzqnTSFSz7D-WbQM--97YesvlXvTGWEdBa-S5fukJ7pu3OIZv-w1II8Dxs2PJhkVbFl1jHn1-67UIMSxD2N09Pz5snu5gP5FQnRLwPGtyl5rD8U964GcYjQcjxGxBDQNJxT3pM_DOkwUOh-Pt4-4thBcDk6V3Gj34XjmGt8DHMxjfk4XD5uEVzCSMpBXZ0qWTGh1ZTxIYlhSeQjgcn77vGFbhP4e_xI2DBUqgHIwGLDlvlfDKjOANsDx6P05kB81HYlh-MKzifEHgLbjezFouNcrtrjV5BNASzJPkyyjegBqFniX9zWrz9NgmuJCSJpB1Iquk4gHVcRFlRZHmWRH0dSmLSghetEkmUyrKJBJFEmeYl22XRjEGqsYIl1MUl3GRFGGctVhhV1bI0y5NOUsjGrjSodbvQ2jsKVDOzVQXZZnlgeYtabc6A3Gkn7AmGeJiFFsvb27a-eRYGmnlvPuieOX1aqnN4_Z-98qyLewvcnzteFlxUaPno9QkQY3QqY-DGKaPq2D_81_cSreoMFtd995Pq-mwYdiclO_nNhRmYNgsvT9_N5M1P0h4hs06sWPYrBv9DgAA___lFugQ">