<table border="1" cellspacing="0" cellpadding="8">
    <tr>
        <th>Issue</th>
        <td>
            <a href=https://github.com/llvm/llvm-project/issues/58762>58762</a>
        </td>
    </tr>

    <tr>
        <th>Summary</th>
        <td>
            [AMDGPU][MC][GFX10+] v_permlane16_b32 and v_permlanex16_b32 do not accept literals for src1 and src2
        </td>
    </tr>

    <tr>
      <th>Labels</th>
      <td>
            backend:AMDGPU,
            mc
      </td>
    </tr>

    <tr>
      <th>Assignees</th>
      <td>
            dpreobra
      </td>
    </tr>

    <tr>
      <th>Reporter</th>
      <td>
          dpreobra
      </td>
    </tr>
</table>

<pre>
    SP3 seems to allow literals for src1 and src2.

An example of failed test:

    v_permlane16_b32 v5, v1, s2, 0x12345678

Expected output:

    0x05,0x00,0x77,0xd7,0x01,0x05,0xfc,0x03,0x78,0x56,0x34,0x12

Actual result:

    error: invalid operand for instruction

Could anybody check if literals are allowed for these instructions?
Added @Sisyph and @jayfoad for awareness.


</pre>
<img width="1px" height="1px" alt="" src="http://email.email.llvm.org/o/eJx9UktvozAQ_jVwsTbyA_M4cEiTTU-VKlUr7a0y9hDcGoxskyb_fg2kSqpWi5C_mfF4Ht9MY9WlfnlmyAP0HgWLhDH2AxkdwAnjUWsd8k4SJAY1C3ST4H2Ct-u5HRCcRT8aQLZFrdAGFArgQ8K2934ofqfXEVxvxAAkf20YRSee0B06kfn0dD7xmVCW8bwo7x__Po8gQwxspzBOP4XGZzzHioAXKIoF1AqYrLC6tHLV2OpZLsDzBVi2AKFfepRhEgY58JP5KTk4Z120Iz2chNGxzNjnzNZMnR58cJMM2g7373Z2MipSemki_0h2IN-Rbm-sCwfrIGANEzrwcB_MJ-xwLU-p6JRk-EX7y9gtc4ram7i0VqyvxUeMN4D3X2aXQk3yvGBlziqeqpqpilUiDToYqBP-sH3aPz7_Sfg-yk-7FR8Pf0mk-CFq3-c5Z74Zz1ersmiwAQkpYQz_2at0cqbuQhj9zDE9xP-oQzc1G2n7qBhz-oRfo7NvcSWiqr2fwEeBl0VO066WwElJZd6UbSkVqTJFSUsplCTH0GCZGtGA8XODCaWNkO8wqJjx2i1d9jBCL2eZ71NdU0wpIZgSzBnJNrytBK8YK1lVZkUlItnQx83fzKVtrDumrl6qbKajj5dG--Bvl8J7fRwArhWo0YFtnLhmE1PorKs_renSX7009w_kDBvr">