<table border="1" cellspacing="0" cellpadding="8">
    <tr>
        <th>Issue</th>
        <td>
            <a href=https://github.com/llvm/llvm-project/issues/58630>58630</a>
        </td>
    </tr>

    <tr>
        <th>Summary</th>
        <td>
            ExpandIntRes_MINMAX - simplify cases with sufficient number of sign bits
        </td>
    </tr>

    <tr>
      <th>Labels</th>
      <td>
            good first issue,
            llvm:codegen
      </td>
    </tr>

    <tr>
      <th>Assignees</th>
      <td>
      </td>
    </tr>

    <tr>
      <th>Reporter</th>
      <td>
          RKSimon
      </td>
    </tr>
</table>

<pre>
    Similar to https://reviews.llvm.org/D136559 which handled ABS, IMIN/MAX instructions can be performed with truncated operands and then extended if the operands have sufficient leading sign bits.

Alive2: https://alive2.llvm.org/ce/z/DADh8G
</pre>
<img width="1px" height="1px" alt="" src="http://email.email.llvm.org/o/eJxdksFunDAQhp8GLlYQ2MAuBx9IN61WVXpILr1VxgwwkbGRbXaTPn0HUnWTSmjM_DOMvx-7c_2bfMYZjfIsOjbFuIREtAn_So-HC8I1ZMZc5sz5kaRTIeqqath1Qj2xSdneQM_a--eEf2Hnx_MP6nlsfzK0IfpVR3Q2MK0s64At4AfnZ-q_YpwY1a1WkVJHFZoUGAUWJ7AMXiPYnko4bMKtY1IXYGEdBtQINjIDqkc7soAj7YExZEl-SvL2PbYGL8DJz3_G1K5_9KWBwu_NYHuajt9SkEVd14emzA_HtJeib0Sj0ojRgHx4XYjlbOMThF9kefN7RwTzYnB4I7cBwrvFD6B2nTvwzA031HT1Rn4GG-mrtcu0mynZ8P4ud4t3L6AjpRjCCoFeqmMt8nSShKhLnhdC9aKhs9GiFIPqSsVzUR8AUqM6MEEm1X3C-ehczwb0IbJ9Eknb0dGybyda7XoYwW56dUpR8pzzIud1UfKiOGa60V1XlkVdgKgFiKTMYVZo_v3M1MuduFvHQEWDId5uUKrCZh9gp6H5ao2T8_LpO11CZ9MdSe7O_gD3Ltmh">