<table border="1" cellspacing="0" cellpadding="8">
    <tr>
        <th>Issue</th>
        <td>
            <a href=https://github.com/llvm/llvm-project/issues/55104>55104</a>
        </td>
    </tr>

    <tr>
        <th>Summary</th>
        <td>
            HLSL logical operator semantics
        </td>
    </tr>

    <tr>
      <th>Labels</th>
      <td>
            HLSL
      </td>
    </tr>

    <tr>
      <th>Assignees</th>
      <td>
      </td>
    </tr>

    <tr>
      <th>Reporter</th>
      <td>
          llvm-beanz
      </td>
    </tr>
</table>

<pre>
    In HLSL 2018 and earlier logical operators do not short circuit, and are allowed to operate on vector types.
</pre>
<img width="1px" height="1px" alt="" src="http://email.email.llvm.org/o/eJxdkN1qwzAMhZ8mvhELie2k7YUv9sPYoHd7AtlWEg_XLrbT0T393NAxGAikgzg6H9LRXtV7gLfjxxF41-8BgwXC5B0l8HF2Bj3EMyUsMWWwEUIskJeYChiXzOpKw583FyYC9D5-kYUS7yaCGOBCprqhXM-UW2aVsAdxQFZc8aS26P9JkOmEoTiT2Zq8Wko550Y8Nvy11uzKsurWxFMV3l9-28M5xc8aVaXLeaVch2HoO8kWJSVaO9o9kt5JMw69kCSmURg79n2nkXnU5LNqhqeG8xtTbc3wwpziHeed5GMvBtHJlvTE9TTJgaad6I1sZFdZnW9vCG1MM0tqo9HrnOvSu1zy3xJzdnMg2pLqfVxLfebdQRi-2cauNvAfJZ-JEA">