<table border="1" cellspacing="0" cellpadding="8">
    <tr>
        <th>Issue</th>
        <td>
            <a href=http://email.email.llvm.org/c/eJylUsFuozAQ_RpzGW1EINBy4ACJqq3UvWylXiNjDzBbByPbJEq-fgdC2r2vGcGbGb3n58GN1dfyp71AsNDhgE4GBB8cjScaBtQgvcdTY65wRhWsA2U1QsvAkVdnCNJ1GET6IuKDiKu5EXryYKwdRbIHZeTQfSlzHb0HbFtShEO4q10o9OAtnCbVgz2jM3IE1aP6pKETyRZePYuiQ5DDFS7yOpsNaMxcZYnTSAbdXJz8ah5m9zP7Yez-PlvSzPThKLUWyTOxBZFU1ex0xfU_GI5Hh7OeCscj7B-dQSTFqvpU3wHwms--ahKI9ACxSOsF7pkyQ5HUSxTfpHntRVaTyA4LqfpKkhrqNWH2Y8PDHUS6THWRFjKSU-itK98_K02hutEtmpwp-xBGL1I-2QtHxxOemg2PihNjzo_Pj9HZP_xfOSXvJ_QMsjRL86gv2wxzlTUoVZHnLW61yuI22cmtynS-zWVkZIPGl2yRHUb_vyWVSZxw8FNkcfy8wXzXaKV3UuHTNsYnsYvxJMlsZp2NdV3kykWymTrPTUM--O8m31zqBsSHw0DBYPn79X3_AW9vH7-AJ2fXa003GcgO0WKpXPz8BVoM-WU>53536</a>
        </td>
    </tr>

    <tr>
        <th>Summary</th>
        <td>
            RISCV LLVM auto vectorization
        </td>
    </tr>

    <tr>
      <th>Labels</th>
      <td>
      </td>
    </tr>

    <tr>
      <th>Assignees</th>
      <td>
      </td>
    </tr>

    <tr>
      <th>Reporter</th>
      <td>
          SkAditAziz
      </td>
    </tr>
</table>

<pre>
    How to generate stripminned assembly vector code for riscv target?
for this loop, clang generates less efficient code with so much overlap checking! Is there any way to tell the compiler to use strip minning?

void test_add(int *A, int *B, int * __restrict__ C, int n)
{
    for (int i = 0; i < n; i++)
        C[i] = A[i] + B[i];
}

</pre>
<img width="1px" height="1px" alt="" src="http://email.email.llvm.org/o/eJxNUk1vozAQ_TXmMtqIAPngwAESVVupe9lKvUbGHmBaByPbJEp-_Y7z0a4ZwZsZvec3Nq3Vl-q3PUOw0OOITgYEHxxNRxpH1CC9x2NrLnBCFawDZTVCx8CRVycI0vUYRP4i0r1I69gIA3kw1k4i24Eycuy_lbmO3gN2HSnCMdzVzhQG8BaOsxrAntAZOYEaUH3R2ItsCa-eRdEhyPECZ3mJZgMaE6sscZzIoIvF2T_MQ3Qf2U9j9_fJkmamDweptci2xBZEVtfR6QM3_2E4HBxGPRUOB9g9O6PIyofqprkD4BVnf2gSiHwPqcibG9wxJUKRNbcof0hx7cSqIbHa30j1d5I10DwSZj833N9Boqtcl3kpk0DBYPX39X33AW9vH39AznwS99uiqwxkx2R2phpCmLzIedYXjp7PfG4XfHicGHN6fn5Nzn4yl1PyfkbPYJWv8nUyVLLIi7IoVKtL3WXrDRZLma27fCu7dpl3mBjZovEVm2bPCVVZmnHwU67SdLvAddFqpQupcLNMcSOKFI-SzCJuvLCuT1x189DOveemIR_8T5P_ROpHxKc-zzlYV71_1ZpCfaVrcnNc3ez-A-o545Y">