<html>
    <head>
      <base href="https://bugs.llvm.org/">
    </head>
    <body><table border="1" cellspacing="0" cellpadding="8">
        <tr>
          <th>Bug ID</th>
          <td><a class="bz_bug_link 
          bz_status_NEW "
   title="NEW - Expected an XLenVT or scalable vector types at this stage assert when building SIMD code on RISCV"
   href="https://bugs.llvm.org/show_bug.cgi?id=49549">49549</a>
          </td>
        </tr>

        <tr>
          <th>Summary</th>
          <td>Expected an XLenVT or scalable vector types at this stage assert when building SIMD code on RISCV
          </td>
        </tr>

        <tr>
          <th>Product</th>
          <td>libraries
          </td>
        </tr>

        <tr>
          <th>Version</th>
          <td>trunk
          </td>
        </tr>

        <tr>
          <th>Hardware</th>
          <td>PC
          </td>
        </tr>

        <tr>
          <th>OS</th>
          <td>All
          </td>
        </tr>

        <tr>
          <th>Status</th>
          <td>NEW
          </td>
        </tr>

        <tr>
          <th>Severity</th>
          <td>enhancement
          </td>
        </tr>

        <tr>
          <th>Priority</th>
          <td>P
          </td>
        </tr>

        <tr>
          <th>Component</th>
          <td>Backend: RISC-V
          </td>
        </tr>

        <tr>
          <th>Assignee</th>
          <td>unassignedbugs@nondot.org
          </td>
        </tr>

        <tr>
          <th>Reporter</th>
          <td>simonas+llvm.org@kazlauskas.me
          </td>
        </tr>

        <tr>
          <th>CC</th>
          <td>asb@lowrisc.org, llvm-bugs@lists.llvm.org
          </td>
        </tr></table>
      <p>
        <div>
        <pre>; RUN: llc -mtriple=riscv32 -mattr=+m,+experimental-v
-riscv-v-vector-bits-min=128 < %s
; RUN: llc -mtriple=riscv64 -mattr=+m,+experimental-v
-riscv-v-vector-bits-min=128 < %s
define <4 x i1> @test_srem_vec(<4 x i32> %X) nounwind {
  %srem = srem <4 x i32> %X, <i32 9, i32 9, i32 -9, i32 -9>
  %cmp = icmp ne <4 x i32> %srem, <i32 3, i32 -3, i32 3, i32 -3>
  ret <4 x i1> %cmp
}

will fail when -DLLVM_ENABLE_ASSERTIONS=1 build of LLVM is used to run these
test cases.</pre>
        </div>
      </p>


      <hr>
      <span>You are receiving this mail because:</span>

      <ul>
          <li>You are on the CC list for the bug.</li>
      </ul>
    </body>
</html>