<html>
<head>
<base href="https://bugs.llvm.org/">
</head>
<body><table border="1" cellspacing="0" cellpadding="8">
<tr>
<th>Bug ID</th>
<td><a class="bz_bug_link
bz_status_NEW "
title="NEW - [MIScheduler] Bad machine code: Live segment doesn't end at a valid instruction"
href="https://bugs.llvm.org/show_bug.cgi?id=49213">49213</a>
</td>
</tr>
<tr>
<th>Summary</th>
<td>[MIScheduler] Bad machine code: Live segment doesn't end at a valid instruction
</td>
</tr>
<tr>
<th>Product</th>
<td>libraries
</td>
</tr>
<tr>
<th>Version</th>
<td>trunk
</td>
</tr>
<tr>
<th>Hardware</th>
<td>PC
</td>
</tr>
<tr>
<th>OS</th>
<td>Linux
</td>
</tr>
<tr>
<th>Status</th>
<td>NEW
</td>
</tr>
<tr>
<th>Severity</th>
<td>normal
</td>
</tr>
<tr>
<th>Priority</th>
<td>P
</td>
</tr>
<tr>
<th>Component</th>
<td>Common Code Generator Code
</td>
</tr>
<tr>
<th>Assignee</th>
<td>unassignedbugs@nondot.org
</td>
</tr>
<tr>
<th>Reporter</th>
<td>paulsson@linux.vnet.ibm.com
</td>
</tr>
<tr>
<th>CC</th>
<td>llvm-bugs@lists.llvm.org
</td>
</tr></table>
<p>
<div>
<pre>Created <span class=""><a href="attachment.cgi?id=24543" name="attach_24543" title="reduced testcase">attachment 24543</a> <a href="attachment.cgi?id=24543&action=edit" title="reduced testcase">[details]</a></span>
reduced testcase
llc -mcpu=arch13 -O3 -disable-machine-dce -verify-misched
tc_crash3_aftercreduce.ll
# Before machine scheduling.
********** INTERVALS **********
%0 [320r,320d:0) 0@320r weight:0.000000e+00
%1 [176r,224d:0) 0@176r weight:0.000000e+00
%3 [96r,176r:0) 0@96r weight:0.000000e+00
%12 [16r,32r:0) 0@16r weight:0.000000e+00
RegMasks:
********** MACHINEINSTRS **********
# Machine code for function f: NoPHIs, TracksLiveness, TiedOpsRewritten
0B bb.0.bb:
successors: %bb.2(0x80000000), %bb.1(0x00000000); %bb.2(100.00%),
%bb.1(0.00%)
16B %12:grx32bit = LHIMux 0
32B CHIMux %12:grx32bit, 0, implicit-def $cc
48B BRC 14, 6, %bb.2, implicit killed $cc
64B J %bb.1
80B bb.1.bb2:
; predecessors: %bb.0
96B %3:gr64bit = LGRL @b :: (dereferenceable load 8 from `i144* bitcast
(%0* @b to i144*)`)
176B %1:gr64bit = SRLG %3:gr64bit, $noreg, 16
320B dead %0:gr64bit = LGHI 0
336B bb.2.bb4:
; predecessors: %bb.0
352B Return
# End machine code for function f.
*** Bad machine code: Live segment doesn't end at a valid instruction ***
- function: f
- basic block: %bb.1 bb2 (0x712edf0) [80B;336B)
- liverange: [176r,224d:0) 0@176r
- v. register: %1
- segment: [176r,224d:0)
LLVM ERROR: Found 1 machine code errors.</pre>
</div>
</p>
<hr>
<span>You are receiving this mail because:</span>
<ul>
<li>You are on the CC list for the bug.</li>
</ul>
</body>
</html>