<html>
<head>
<base href="https://bugs.llvm.org/">
</head>
<body><table border="1" cellspacing="0" cellpadding="8">
<tr>
<th>Bug ID</th>
<td><a class="bz_bug_link
bz_status_NEW "
title="NEW - [arm] Merge 8807139026b6 into 10.0.1"
href="https://bugs.llvm.org/show_bug.cgi?id=45705">45705</a>
</td>
</tr>
<tr>
<th>Summary</th>
<td>[arm] Merge 8807139026b6 into 10.0.1
</td>
</tr>
<tr>
<th>Product</th>
<td>new-bugs
</td>
</tr>
<tr>
<th>Version</th>
<td>10.0
</td>
</tr>
<tr>
<th>Hardware</th>
<td>Other
</td>
</tr>
<tr>
<th>OS</th>
<td>All
</td>
</tr>
<tr>
<th>Status</th>
<td>NEW
</td>
</tr>
<tr>
<th>Severity</th>
<td>normal
</td>
</tr>
<tr>
<th>Priority</th>
<td>P
</td>
</tr>
<tr>
<th>Component</th>
<td>new bugs
</td>
</tr>
<tr>
<th>Assignee</th>
<td>unassignedbugs@nondot.org
</td>
</tr>
<tr>
<th>Reporter</th>
<td>dimitry@andric.com
</td>
</tr>
<tr>
<th>CC</th>
<td>htmldeveloper@gmail.com, llvm-bugs@lists.llvm.org
</td>
</tr></table>
<p>
<div>
<pre>Please merge
<a href="https://reviews.llvm.org/rG8807139026b64ac40163bb255dad38a1d8054f08">https://reviews.llvm.org/rG8807139026b64ac40163bb255dad38a1d8054f08</a> into
10.0.1. This fixes <a class="bz_bug_link
bz_status_RESOLVED bz_closed"
title="RESOLVED FIXED - [arm] After 186155b89c2d, fatal error: error in backend: Cannot select: t28: i32 = ARMISD::QADD8b t33, t35"
href="show_bug.cgi?id=45677">bug 45677</a>, a fatal backend error when targeting armv5:
Author: David Green
Date: 2020-04-27T10:13:29+01:00
New Revision: 8807139026b64ac40163bb255dad38a1d8054f08
URL:
<a href="https://github.com/llvm/llvm-project/commit/8807139026b64ac40163bb255dad38a1d8054f08">https://github.com/llvm/llvm-project/commit/8807139026b64ac40163bb255dad38a1d8054f08</a>
DIFF:
<a href="https://github.com/llvm/llvm-project/commit/8807139026b64ac40163bb255dad38a1d8054f08.diff">https://github.com/llvm/llvm-project/commit/8807139026b64ac40163bb255dad38a1d8054f08.diff</a>
LOG: [ARM] Only produce qadd8b under hasV6Ops
When compiling for a arm5te cpu from clang, the +dsp attribute is set.
This meant we could try and generate qadd8 instructions where we would
end up having no pattern. I've changed the condition here to be hasV6Ops
&& hasDSP, which is what other parts of ARMISelLowering seem to use for
similar instructions.
Fixed PR45677.
Differential Revision: <a href="https://reviews.llvm.org/D78877">https://reviews.llvm.org/D78877</a></pre>
</div>
</p>
<hr>
<span>You are receiving this mail because:</span>
<ul>
<li>You are on the CC list for the bug.</li>
</ul>
</body>
</html>