<html>
<head>
<base href="https://bugs.llvm.org/">
</head>
<body><table border="1" cellspacing="0" cellpadding="8">
<tr>
<th>Bug ID</th>
<td><a class="bz_bug_link
bz_status_NEW "
title="NEW - libunwind assumes all powerpc platforms have altivec and FPU"
href="https://bugs.llvm.org/show_bug.cgi?id=44167">44167</a>
</td>
</tr>
<tr>
<th>Summary</th>
<td>libunwind assumes all powerpc platforms have altivec and FPU
</td>
</tr>
<tr>
<th>Product</th>
<td>Runtime Libraries
</td>
</tr>
<tr>
<th>Version</th>
<td>trunk
</td>
</tr>
<tr>
<th>Hardware</th>
<td>Other
</td>
</tr>
<tr>
<th>OS</th>
<td>All
</td>
</tr>
<tr>
<th>Status</th>
<td>NEW
</td>
</tr>
<tr>
<th>Severity</th>
<td>enhancement
</td>
</tr>
<tr>
<th>Priority</th>
<td>P
</td>
</tr>
<tr>
<th>Component</th>
<td>libunwind
</td>
</tr>
<tr>
<th>Assignee</th>
<td>unassignedbugs@nondot.org
</td>
</tr>
<tr>
<th>Reporter</th>
<td>chmeeedalf@gmail.com
</td>
</tr>
<tr>
<th>CC</th>
<td>llvm-bugs@lists.llvm.org
</td>
</tr></table>
<p>
<div>
<pre>UnwindRegistersSave.S includes unconditional saving and loading of floating
point registers and altivec registers. However, not all PowerPC platforms have
FPU or Altivec. The PowerPC e500 uses a non-standard FPU, the SPE, which uses
the GPRs, and has no altivec. The PowerPC e500mc and e5500 have a FPU but no
Altivec.</pre>
</div>
</p>
<hr>
<span>You are receiving this mail because:</span>
<ul>
<li>You are on the CC list for the bug.</li>
</ul>
</body>
</html>