<html>
<head>
<base href="https://llvm.org/bugs/" />
</head>
<body><table border="1" cellspacing="0" cellpadding="8">
<tr>
<th>Bug ID</th>
<td><a class="bz_bug_link
bz_status_NEW "
title="NEW --- - [AArch64] -mgeneral-regs-only inconsistent with gcc"
href="https://llvm.org/bugs/show_bug.cgi?id=30792">30792</a>
</td>
</tr>
<tr>
<th>Summary</th>
<td>[AArch64] -mgeneral-regs-only inconsistent with gcc
</td>
</tr>
<tr>
<th>Product</th>
<td>new-bugs
</td>
</tr>
<tr>
<th>Version</th>
<td>trunk
</td>
</tr>
<tr>
<th>Hardware</th>
<td>PC
</td>
</tr>
<tr>
<th>OS</th>
<td>Linux
</td>
</tr>
<tr>
<th>Status</th>
<td>NEW
</td>
</tr>
<tr>
<th>Severity</th>
<td>normal
</td>
</tr>
<tr>
<th>Priority</th>
<td>P
</td>
</tr>
<tr>
<th>Component</th>
<td>new bugs
</td>
</tr>
<tr>
<th>Assignee</th>
<td>unassignedbugs@nondot.org
</td>
</tr>
<tr>
<th>Reporter</th>
<td>pirama@google.com
</td>
</tr>
<tr>
<th>CC</th>
<td>arnaud.degrandmaison@arm.com, kristof.beyls@arm.com, llvm-bugs@lists.llvm.org, silviu.baranga@arm.com, srhines@google.com
</td>
</tr>
<tr>
<th>Classification</th>
<td>Unclassified
</td>
</tr></table>
<p>
<div>
<pre>The AArch64 backend runs into a fatal error with the -mgeneral-regs-only when
inline assembly refers to a SIMD register.
A reduced test-case:
$ cat > clobber.c << EOF
void dummy() {
__asm__ volatile ("" ::: "v0");
}
EOF
$ clang -c clobber.c -target aarch64-linux-gnu -mgeneral-regs-only
fatal error: error in backend: Do not know how to split the result of this
operator!
The code is compiled by gcc, though. Seems like gcc is lenient with respect to
this flag. From <a href="https://gcc.gnu.org/onlinedocs/gcc/AArch64-Options.html">https://gcc.gnu.org/onlinedocs/gcc/AArch64-Options.html</a>:
-mgeneral-regs-only
Generate code which uses only the general-purpose registers. This will prevent
the compiler from using floating-point and Advanced SIMD registers but will not
impose any restrictions on the assembler.
>From <a href="http://clang.llvm.org/docs/UsersManual.html">http://clang.llvm.org/docs/UsersManual.html</a>:
-mgeneral-regs-only
Generate code which only uses the general purpose registers.
This option restricts the generated code to use general registers only. This
only applies to the AArch64 architecture.
There are two possible actions here:
1. Match gcc and allow inline assembly to have SIMD registers. This may be
hard to do, considering that '-mgeneral-regs-only' just passes '-targe
t-feature -fp-armv8 -target-feature -crypto -target-feature -neon' to the
driver.
2. Make the driver not crash, and issue an error instead.
This usage seems prevalent in the kernel, which uses -mgeneral-regs-only to
avoid saving and restoring the userspace FPSIMD context on every syscall, but
hard-codes FPSIMD or crypto instructions in the handful of places they're
useful.</pre>
</div>
</p>
<hr>
<span>You are receiving this mail because:</span>
<ul>
<li>You are on the CC list for the bug.</li>
</ul>
</body>
</html>