<html>
    <head>
      <base href="https://llvm.org/bugs/" />
    </head>
    <body><table border="1" cellspacing="0" cellpadding="8">
        <tr>
          <th>Bug ID</th>
          <td><a class="bz_bug_link 
          bz_status_NEW "
   title="NEW --- - ARM64 assembler does not set shift bits on add instruction to calculate TLS address"
   href="https://llvm.org/bugs/show_bug.cgi?id=30436">30436</a>
          </td>
        </tr>

        <tr>
          <th>Summary</th>
          <td>ARM64 assembler does not set shift bits on add instruction to calculate TLS address
          </td>
        </tr>

        <tr>
          <th>Product</th>
          <td>new-bugs
          </td>
        </tr>

        <tr>
          <th>Version</th>
          <td>trunk
          </td>
        </tr>

        <tr>
          <th>Hardware</th>
          <td>PC
          </td>
        </tr>

        <tr>
          <th>OS</th>
          <td>Linux
          </td>
        </tr>

        <tr>
          <th>Status</th>
          <td>NEW
          </td>
        </tr>

        <tr>
          <th>Severity</th>
          <td>normal
          </td>
        </tr>

        <tr>
          <th>Priority</th>
          <td>P
          </td>
        </tr>

        <tr>
          <th>Component</th>
          <td>new bugs
          </td>
        </tr>

        <tr>
          <th>Assignee</th>
          <td>unassignedbugs@nondot.org
          </td>
        </tr>

        <tr>
          <th>Reporter</th>
          <td>Lei.Liu2@windriver.com
          </td>
        </tr>

        <tr>
          <th>CC</th>
          <td>llvm-bugs@lists.llvm.org
          </td>
        </tr>

        <tr>
          <th>Classification</th>
          <td>Unclassified
          </td>
        </tr></table>
      <p>
        <div>
        <pre>ARM64 assembler generates invalid code sequence to access TLS variables in
local-exec TLS model.  In particular, the add instruction generated to
calculate the higher 12-bit value of TLS offset does not set its shift bit, so
the immediate value is incorrectly added to the lower part of the register.

E.g.

        .text
        .align  2
        .global foo
        .type   foo, %function
foo:
        mrs     x0, tpidr_el0
        add     x0, x0, #:tprel_hi12:ta
        add     x0, x0, #:tprel_lo12_nc:ta

Assembled with clang --target=arm64.

0000000000000000 <foo>:
   0:    d53bd040     mrs    x0, tpidr_el0
   4:    91000000     add    x0, x0, #0x0
   8:    91000000     add    x0, x0, #0x0

Assembled with aarch64-linux-gnu-gcc.

0000000000000000 <foo>:
   0:    d53bd040     mrs    x0, tpidr_el0
   4:    91400000     add    x0, x0, #0x0, lsl #12
   8:    91000000     add    x0, x0, #0x0</pre>
        </div>
      </p>
      <hr>
      <span>You are receiving this mail because:</span>
      
      <ul>
          <li>You are on the CC list for the bug.</li>
      </ul>
    </body>
</html>