<html>
    <head>
      <base href="http://llvm.org/bugs/" />
    </head>
    <body><table border="1" cellspacing="0" cellpadding="8">
        <tr>
          <th>Bug ID</th>
          <td><a class="bz_bug_link 
          bz_status_NEW "
   title="NEW --- - [x86 disassembler] add support for adcx and adox (Intel ADX instructions)"
   href="http://llvm.org/bugs/show_bug.cgi?id=15235">15235</a>
          </td>
        </tr>

        <tr>
          <th>Summary</th>
          <td>[x86 disassembler] add support for adcx and adox (Intel ADX instructions)
          </td>
        </tr>

        <tr>
          <th>Product</th>
          <td>libraries
          </td>
        </tr>

        <tr>
          <th>Version</th>
          <td>trunk
          </td>
        </tr>

        <tr>
          <th>Hardware</th>
          <td>PC
          </td>
        </tr>

        <tr>
          <th>OS</th>
          <td>All
          </td>
        </tr>

        <tr>
          <th>Status</th>
          <td>NEW
          </td>
        </tr>

        <tr>
          <th>Severity</th>
          <td>enhancement
          </td>
        </tr>

        <tr>
          <th>Priority</th>
          <td>P
          </td>
        </tr>

        <tr>
          <th>Component</th>
          <td>Backend: X86
          </td>
        </tr>

        <tr>
          <th>Assignee</th>
          <td>unassignedbugs@nondot.org
          </td>
        </tr>

        <tr>
          <th>Reporter</th>
          <td>kkhoo@perfwizard.com
          </td>
        </tr>

        <tr>
          <th>CC</th>
          <td>llvmbugs@cs.uiuc.edu
          </td>
        </tr>

        <tr>
          <th>Classification</th>
          <td>Unclassified
          </td>
        </tr></table>
      <p>
        <div>
        <pre>The "Intel® Architecture Instruction Set Extensions Programming Reference"
dated Aug 2012 ( <a href="http://software.intel.com/en-us/avx/">http://software.intel.com/en-us/avx/</a> ) includes new
instructions scheduled for inclusion with either Haswell (scheduled for 2013)
or Broadwell (scheduled for 2014).

This includes:
ADCX — Unsigned Integer Addition of Two Operands with Carry Flag
66 0F 38 F6 /r ADCX r32, r/m32
REX.w + 66 0F 38 F6 /r ADCX r64, r/m64

and 

ADOX — Unsigned Integer Addition of Two Operands with Overflow Flag
F3 0F 38 F6 /r ADOX r32, r/m32
REX.w + F3 0F 38 F6 /r ADOX r64, r/m64

With llvm-mc (r174572), these return "invalid instruction encoding". For
example:

$ echo '0x66 0x0f 0x38 0xf6 0xc0' | ./Debug+Asserts/bin/llvm-mc -disassemble
-triple=x86_64
    .section    __TEXT,__text,regular,pure_instructions
    data16
<stdin>:1:11: warning: invalid instruction encoding
0x66 0x0f 0x38 0xf6 0xc0
          ^</pre>
        </div>
      </p>
      <hr>
      <span>You are receiving this mail because:</span>
      
      <ul>
          <li>You are on the CC list for the bug.</li>
      </ul>
    </body>
</html>