[llvm-branch-commits] [cfe-branch] r213787 - Merging r213733:

[Yi Kong]

Author: kongyi
Date: Wed Jul 23 14:55:09 2014
New Revision: 213787

URL: http://llvm.org/viewvc/llvm-project?rev=213787&view=rev
Log:
Merging r213733:
------------------------------------------------------------------------
r213733 | kongyi | 2014-07-23 10:25:02 +0100 (Wed, 23 Jul 2014) | 5 lines

ARM: Add doc for ACLE memory barrier intrinsics

Add documentations for ACLE memory barrier intrinsics, describing their motion
barrier characteristics.

------------------------------------------------------------------------

Modified:
    cfe/branches/release_35/docs/LanguageExtensions.rst

Modified: cfe/branches/release_35/docs/LanguageExtensions.rst
URL: http://llvm.org/viewvc/llvm-project/cfe/branches/release_35/docs/LanguageExtensions.rst?rev=213787&r1=213786&r2=213787&view=diff
==============================================================================
--- cfe/branches/release_35/docs/LanguageExtensions.rst (original)
+++ cfe/branches/release_35/docs/LanguageExtensions.rst Wed Jul 23 14:55:09 2014
@@ -1634,6 +1634,19 @@ Target-Specific Extensions
 
 Clang supports some language features conditionally on some targets.
 
+ARM/AArch64 Language Extensions
+-------------------------------
+
+Memory Barrier Intrinsics
+^^^^^^^^^^^^^^^^^^^^^^^^^
+Clang implements the ``__dmb``, ``__dsb`` and ``__isb`` intrinsics as defined
+in the `ARM C Language Extensions Release 2.0
+<http://infocenter.arm.com/help/topic/com.arm.doc.ihi0053c/IHI0053C_acle_2_0.pdf>`_.
+Note that these intrinsics are implemented as motion barriers that block
+reordering of memory accesses and side effect instructions. Other instructions
+like simple arithmatic may be reordered around the intrinsic. If you expect to
+have no reordering at all, use inline assembly instead.
+
 X86/X86-64 Language Extensions
 ------------------------------