[llvm-branch-commits] [llvm-branch] r75696 - /llvm/branches/Apple/Bender-SWB/lib/Target/ARM/ARMISelLowering.cpp

Bill Wendling isanbard at gmail.com
Tue Jul 14 15:57:12 PDT 2009


Author: void
Date: Tue Jul 14 17:57:12 2009
New Revision: 75696

URL: http://llvm.org/viewvc/llvm-project?rev=75696&view=rev
Log:
--- Merging r72269 into '.':
U    lib/Target/ARM/ARMISelLowering.cpp

Only 64-bit targets support TImode libcalls.  Disable the TImode shift libcalls
for ARM.  This fixes rdar://6908807.

Modified:
    llvm/branches/Apple/Bender-SWB/lib/Target/ARM/ARMISelLowering.cpp

Modified: llvm/branches/Apple/Bender-SWB/lib/Target/ARM/ARMISelLowering.cpp
URL: http://llvm.org/viewvc/llvm-project/llvm/branches/Apple/Bender-SWB/lib/Target/ARM/ARMISelLowering.cpp?rev=75696&r1=75695&r2=75696&view=diff

==============================================================================
--- llvm/branches/Apple/Bender-SWB/lib/Target/ARM/ARMISelLowering.cpp (original)
+++ llvm/branches/Apple/Bender-SWB/lib/Target/ARM/ARMISelLowering.cpp Tue Jul 14 17:57:12 2009
@@ -137,6 +137,11 @@
     }
   }
 
+  // These libcalls are not available in 32-bit.
+  setLibcallName(RTLIB::SHL_I128, 0);
+  setLibcallName(RTLIB::SRL_I128, 0);
+  setLibcallName(RTLIB::SRA_I128, 0);
+
   if (Subtarget->isThumb())
     addRegisterClass(MVT::i32, ARM::tGPRRegisterClass);
   else





More information about the llvm-branch-commits mailing list